path: root/hdl_lab/hdl/constants.py

SIM_DIR = './simulation/'
GEN_VERILOG = './gen_verilog/'

IVERILOG = 'iverilog '
VVP = 'vvp -M ./ -m myhdl '

RESET_ACTIVE = False
RESET_INACTIVE = not RESET_ACTIVE