summaryrefslogtreecommitdiff
path: root/hdl_lab/Makefile
blob: c40b1cfe8e8fb6605a97db4c582c8107f6431435 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13

HDL_FOLDER = ./hdl
HDL = $(wildcard $(HDL_FOLDER)/*.py)


test:
	py.test --disable-pytest-warnings -v $(HDL)

test-w:
	py.test -v $(HDL)

clean: 
	$(RM) -rf simulation/* gen_verilog/* __pycache__/* .pytest_cache/*