blob: 12796871c6dc82ad6c67afe00bcbbc92e198ad71 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
|
ROOT_DIR := $(shell pwd)
HDL_FOLDER := ./hdl
PYTHONPATH := $(ROOT_DIR)
GEN_VERILOG := $(HDL_FOLDER)/gen_verilog
GEN_CXXRTL := $(HDL_FOLDER)/gen_cxxrtl
GEN_VCD := $(HDL_FOLDER)/gen_vcd
HDL := $(wildcard $(HDL_FOLDER)/**/*.py)
all: test
sim: $(HDL)
echo 'Deprecated, FU'
# cude but simple, and works...
cc: $(HDL)
export PYTHONPATH=$(PYTHONPATH)
for file in $(HDL); do \
python3 $$file cc; \
done
# cude but simple, and works...
v:
export PYTHONPATH=$(PYTHONPATH)
for file in $(HDL); do \
python3 $$file v; \
done
test:
export PYTHONPATH=$(PYTHONPATH); py.test -v $(HDL)
# disable pytest warnings
test-nw:
export PYTHONPATH=$(PYTHONPATH); py.test --disable-pytest-warnings -v $(HDL)
clean:
$(RM) $(GEN_VERILOG)/*.v $(GEN_CXXRTL)/*.cc $(GEN_VCD)/*.vcd
|